General Description：

The C1N60B silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-251, which accords with the RoHS standard.

General Features

VDSS	RDS(ON) @10V (typ)	ID
600V	8 Ω	1.0A

- **Fast Switching**
- **Low ON Resistance(Rdson≤10.5Ω)**
- **Low Gate Charge (Typical Data:4.7nC)**
- **Low Reverse transfer capacitances(Typical:2.9pF)**
- **100% Single Pulse avalanche energy Test**

Application

- Power switch circuit of adaptor and charger.



Schematic diagram



Marking and pin assignment

TO-251

Absolute（Tc= 25℃ unless otherwise specified）：

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	600	V
I_D	Continuous Drain Current	1.0	A
	Continuous Drain Current T_C = 100 °C	0.6	A
I_{DM} [a1]	Pulsed Drain Current	4.0	A
V_{GS}	Gate-to-Source Voltage	±30	V
E_{AS} [a2]	Single Pulse Avalanche Energy	20	mJ
E_{AR} [a1]	Avalanche Energy ,Repetitive	6	mJ
I_{AR} [a1]	Avalanche Current	1.1	A
dv/dt [a3]	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	30	W
	Derating Factor above 25°C	0.24	W/℃
T_J， T_{stg}	Operating Junction and Storage Temperature Range	150，–55 to 150	℃
T_L	MaximumTemperature for Soldering	300	℃

Electrical Characteristics（Tc= 25℃ unless otherwise specified）：

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	V_{GS}=0V, I_D=250μA	600	--	--	V
$\Delta BV_{DSS}/\Delta T_J$	Bvdss Temperature Coefficient	ID=250uA,Reference25℃	--	0.51	--	V/℃
I_{DSS}	Drain to Source Leakage Current	V_{DS} = 600V, V_{GS}= 0V, T_a = 25℃	--	--	1	μA
		V_{DS} =480V, V_{GS}= 0V, T_a = 125℃	--	--	100	
$I_{GSS(F)}$	Gate to Source Forward Leakage	V_{GS} =+30V	--	--	100	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	V_{GS} =-30V	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	V_{GS}=10V,I_D=0.5A	--	8	10.5	Ω
$V_{GS(TH)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250μA	2.0		4.0	V
Pulse width tp≤380μs, δ ≤2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g_{fs}	Forward Transconductance	V_{DS}=30V, I_D =0.5A	--	0.8	--	S
C_{iss}	Input Capacitance	V_{GS} = 0V V_{DS} = 25V f = 1.0MHz	--	127	--	pF
C_{oss}	Output Capacitance		--	14.5	--	
C_{rss}	Reverse Transfer Capacitance		--	2.9	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	I_D =1.0A V_{DD} = 300V V_{GS} = 10V R_G =4.7Ω	--	6.3	--	ns
tr	Rise Time		--	5	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	24	--	
t_f	Fall Time		--	15.3	--	
Q_g	Total Gate Charge	I_D =1.0A V_{DD} =300V V_{GS} = 10V	--	4.7		nC
Q_{gs}	Gate to Source Charge		--	0.8		
Q_{gd}	Gate to Drain (“Miller”)Charge		--	2.4		

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)		--	--	1.0	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	4.0	A
V_{SD}	Diode Forward Voltage	I_S=1.0A,V_{GS}=0V	--	--	1.5	V
trr	Reverse Recovery Time	I_S=1.0A,T_j = 25° C	--	374		ns
Qrr	Reverse Recovery Charge	dI_F/dt=100A/us, V_{GS}=0V	--	735		nC
Pulse width tp≤380μs, δ ≤2%						

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case	4.17	℃/W
$R_{\theta JA}$	Junction-to-Ambient	62	℃/W

[a1]: Repetitive rating; pulse width limited by maximum junction temperature
[a2]: L=10.0mH, I_D=2A, Start T_J=25℃
[a3]: I_{SD} =1.0A,di/dt ≤100A/us,V_{DD}≤$BV_{DS,}$ Start T_J=25℃

Characteristics Curve:



Figure 1 Maximun Forward Bias Safe Operating Area



Figure 2 Maximun Power Dissipation vs Case Temperature



igure p



F 4 T Out ut Characteristics
igure ypical p



Figure 5 Maximum Effective Thermal Impendance , Junction to Case



Figure 6 Maximun Peak Current Capability



Figure 7 Typical Transfer Characteristics



Figure 8 Typical Drain to Source ON Resistance vs Gate Voltage and Drain Current



Figure 9 Typical Drain to Source ON Resistance vs Drain Current



Figure 10 Typical Drian to Source on Resistance vs Junction Temperature



Figure 11 Typical Theshold Voltage vs Junction Temperature



Figure 12 Typical Breakdown Voltage vs Junction Temperature



Figure 13 Typical Capacitance vs Drain to Source Voltage



Figure 14 Typical Gate Charge vs Gate to Source Voltage



Figure 15 Typical Body Diode Transfer Characteristics



Figure 16 Unclamped Inductive Switching Capability

TestCircuitandWaveform



Figure 17. Gate Charge Test Circuit



Figure 18. Gate Charge Waveform



Figure 19. Resistive Switching Test Circuit



Figure 20. Resistive Switching Waveforms



Figure 21. Diode Reverse Recovery Test Circuit



Figure 22. Diode Reverse Recovery Waveform



Figure 23. Unclamped Inductive Switching Test Circuit



$$E_{AS} = \frac{I_{AS}^2 L}{2}$$

Figure 24. Unclamped Inductive Switching Waveforms