

General Description:

The C1N60B silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-251, which accords with the RoHS standard.


General Features

VDSS	RDS(ON) @10V (typ)	ID
600V	8 Ω	1.0A


- ! **Fast Switching**
- ! **Low ON Resistance**($R_{ds(on)} \leq 10.5 \Omega$)
- ! **Low Gate Charge** (Typical Data:4.7nC)
- ! **Low Reverse transfer capacitances**(Typical:2.9pF)
- ! **100% Single Pulse avalanche energy Test**

Application

- Power switch circuit of adaptor and charger.



Schematic diagram



Marking and pin assignment



Absolute (Tc= 25°C unless otherwise specified):

Symbol	Parameter	Rating	Units
V _{DSS}	Drain-to-Source Voltage	600	V
I _D	Continuous Drain Current	1.0	A
	Continuous Drain Current T _C = 100 °C	0.6	A
I _{DM} ^{a1}	Pulsed Drain Current	4.0	A
V _{GS}	Gate-to-Source Voltage	± 30	V
E _{AS} ^{a2}	Single Pulse Avalanche Energy	20	mJ
E _{AR} ^{a1}	Avalanche Energy ,Repetitive	6	mJ
I _{AR} ^{a1}	Avalanche Current	1.1	A
dv/dt ^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P _D	Power Dissipation	30	W
	Derating Factor above 25°C	0.24	W/°C
T _J , T _{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
T _L	Maximum Temperature for Soldering	300	°C

Electrical Characteristics (Tc= 25℃ unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	600	--	--	V
Δ BV _{DSS} / Δ T _J	Bvdss Temperature Coefficient	ID=250uA, Reference 25℃	--	0.51	--	V/℃
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 600V, V _{GS} = 0V, T _a = 25℃	--	--	1	μA
		V _{DS} =480V, V _{GS} = 0V, T _a = 125℃	--	--	100	
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} =+30V	--	--	100	nA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} =-30V	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{DS(ON)}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =0.5A	--	8	10.5	Ω
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	2.0		4.0	V
Pulse width tp ≤ 380μs, δ ≤ 2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g _{fs}	Forward Transconductance	V _{DS} =30V, I _D =0.5A	--	0.8	--	S
C _{iss}	Input Capacitance	V _{GS} = 0V V _{DS} = 25V f = 1.0MHz	--	127	--	pF
C _{oss}	Output Capacitance		--	14.5	--	
C _{rss}	Reverse Transfer Capacitance		--	2.9	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	I _D =1.0A V _{DD} = 300V V _{GS} = 10V R _G =4.7Ω	--	6.3	--	ns
t _r	Rise Time		--	5	--	
t _{d(OFF)}	Turn-Off Delay Time		--	24	--	
t _f	Fall Time		--	15.3	--	
Q _g	Total Gate Charge	I _D =1.0A V _{DD} =300V V _{GS} = 10V	--	4.7		nC
Q _{gs}	Gate to Source Charge		--	0.8		
Q _{gd}	Gate to Drain ("Miller")Charge		--	2.4		

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)		--	--	1.0	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	4.0	A
V_{SD}	Diode Forward Voltage	$I_S=1.0A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=1.0A, T_J = 25^\circ C$	--	374		ns
Q_{rr}	Reverse Recovery Charge	$dI_F/dt=100A/us, V_{GS}=0V$	--	735		nC
Pulse width $t_p \leq 380\mu s, \delta \leq 2\%$						

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case	4.17	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	62	$^\circ C/W$

^{a1}: Repetitive rating; pulse width limited by maximum junction temperature

^{a2}: $L=10.0mH, I_D=2A$, Start $T_J=25^\circ C$

^{a3}: $I_{SD}=1.0A, di/dt \leq 100A/us, V_{DD} \leq BV_{DS}$, Start $T_J=25^\circ C$

Characteristics Curve:




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature





Figure 4 Typical Transfer Characteristics









Figure 5 Maximum Effective Thermal Impedance, Junction to Case






Figure 11 Typical Theshold Voltage vs Junction Temperature




Figure 12 Typical Breakdown Voltage vs Junction Temperature




Figure 13 Typical Capacitance vs Drain to Source Voltage




Figure 14 Typical Gate Charge vs Gate to Source Voltage




Figure 15 Typical Body Diode Transfer Characteristics




Figure 16 Unclamped Inductive Switching Capability

TestCircuit andWaveform




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms




Figure 21. Diode Reverse Recovery Test Circuit




Figure 22. Diode Reverse Recovery Waveform




Figure 23. Unclamped Inductive Switching Test Circuit




Figure 24. Unclamped Inductive Switching Waveforms